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Hardware design for Hash functionsYong Ki Lee(1), Miroslav Knezˇevic´(2), and Ingrid Verbauwhede(1),(2)(1)University of California, Los Angeles, Electrical Engineering,420 Westwood Plaza, Los Angeles, CA 90095-1594 USA(2)Katholieke Universiteit Leuven, ESAT/COSIC,Kasteelpark Arenberg 10, B-3001 Leuven-Heverlee, Belgiumjfirst@ee.ucla.edu,{Miroslav.Knezevic,Ingrid.Verbauwhede}@esat.kuleuven.beIntroduction to chapter. Due to its cryptographic and operationalkey features such as the one-way function property, high speed and afixed output size independent of input size the hash algorithm is one ofthe most important cryptographic primitives. A critical drawback of mostcryptographic algorithms is the large computational overheads. This isgetting more critical since the data amount to process or communicateis dramatically increasing. In many of such cases, a proper use of thehash algorithm effectively reduces the computational overhead. Digitalsignature algorithm and the message authentication are the most com-mon applications of the hash algorithms. The increasing data size alsomotivates hardware designers to have a throughput optimal architectureof a given hash algorithm. In this chapter, some popular hash algorithmsand their cryptanalysis are briefly introduced, and a design methodologyfor throughput optimal architectures of MD4-based hash algorithms isdescribed in detail.KeyWords:Hash algorithm, MD-based hash, Crypto-analysis, Through-put optimal architecture, Iteration bound analysis1 IntroductionCryptographic hash algorithms are one of the most important primitivesin security systems. They are most commonly used for digital signaturealgorithms [1], message authentication and as a building block for othercryptographic primitives such as hash based block ciphers (Bear, Lion [8]and Shacal [22]), stream ciphers and pseudo-random number generators.Hash algorithms take input strings - M of arbitrary length and translatethem to short fixed-length output strings, so called message digests -Hash(M). The typical example of hash based message authentication isprotecting the authenticity of the short hash result instead of protectingthe authenticity of the whole message. Similarly, in digital signatures a
signing algorithm is always applied to the hash result rather than to theoriginal message. This ensures both performance and security benefits.Hash algorithms can also be used to compare two values without revealingthem. A typical example for this application is a password authenticationmechanism [39].As the hash algorithms are widely used in many security applications,it is very important that they fulfill certain security properties. Thoseproperties can be considered as follows:1. Preimage resistance: It must be hard to find any preimage for a givenhash output, i.e. given a hash output H getting M must be hard suchthat H=Hash(M).2. Second Preimage resistance: It must be hard to find another preimagefor a given input, i.e. given M0 and Hash(M0) getting M1 must behard such that Hash(M0)=Hash(M1).3. Collision resistance: It must be hard to find two different inputs ofthe same hash output, i.e. getting M0 and M1 must be hard such thatHash(M0)=Hash(M1).An algorithm that is characterized by the first two properties is calleda One-Way Hash Algorithm. If all three properties are met the hash al-gorithm is considered Collision Resistant. Finding collisions in a specifichash algorithm is the most common way of attacking it.There are a few different types of hash algorithms described in lit-erature. They are based on block ciphers, modular arithmetic, cellularautomation, knapsack and lattice problem, algebraic matrices, etc. Themost commonly used hash algorithms, known as Dedicated Hash algo-rithms, are especially designed for hashing and are not provably secure.The biggest class of these algorithms is based on the design principles ofthe MD4 family [40].In this article we show how retiming and unfolding, well known tech-niques used in Digital Signal Processing, can be applied as a designmethodology for very fast and efficient hardware implementations of MD-based hash algorithms.2 Popular Hash Algorithms and Their SecurityConsiderationsThe design philosophy of the most commonly used hash algorithms suchas MD5, SHA family and RIPEMD is based on design principles of theMD4 family. In this section we will give a short overview and providehistorical facts about existing attacks on these algorithms.
MD4 is a 128-bit cryptographic hash algorithm introduced by RonRivest in 1990 [40]. The MD4 algorithm is an iterative algorithm which iscomposed of 3 rounds, where each round has 16 hash operations. There-fore, MD4 has 48 iterations. On each iteration (hash operation), inter-mediate results are produced and used for the next iteration. A hashoperation is a combination of arithmetic additions, circular shifts andsome Boolean functions. All the operations are based on 32-bit words.The differences among the MD4 families are in the word size, the num-ber of the iterations and the combinations of arithmetic additions andBoolean functions.After MD4 was proposed several other hash algorithms were con-structed based on the same design principles: 256-bit extension of MD4[40], MD5 [41], HAVAL [50], RIPEMD [3], RIPEMD-160 [17], SHA0 [5],SHA1 [6], SHA-256, SHA-384, SHA-512, SHA-224 [7], etc. The first at-tack on MD4 was published already in 1991 by den Boer and Bosselaers[14]. The attack was performed on reduced version of MD4 (2 out of 3rounds). Additionally, in November 1994 Vaudenay shows that the factthat the inert algorithm is not a multipermutation allows to mount anattack where the last round is omitted [43]. In Fall of 1995 Dobbertinfinds collisions for all three rounds of MD4 [16]. A few years after Rivestdesigned the strengthened version MD5 it was shown by den Boer andBosselaers [9] that the compression function of MD5 is not collision resis-tant. At the beginning of 1996 Dobbertin also found a free-start collisionof MD5 in which the initial value of the hash algorithm is replaced by anon-standard value making the attack possible [15]. Finally, in the rumpsession of Crypto 2004 it was announced that collisions for MD4, MD5,HAVAL-128 and RIPEMD were found. In 2005 Wang et al. publishedseveral cryptanalytic articles [48, 46, 49, 47] showing that use of the dif-ferential attack can find a collision in MD5 in less than an hour while thesame attack applied to MD4 can be performed in less than a fraction ofa second.The first version of SHA family is known as SHA0 and was intro-duced by the American National Institute for Standards and Technology(NIST) in 1993 [5]. This standard is also based on the design principlesof the MD4 family. One year after proposing SHA0 NIST discovered acertification weakness in the existing algorithm. By introducing a minorchange it proposed the new Secure Hash standard known as SHA1 [6].The message digest size for both algorithms is 160 bits. The first attack onSHA0 was published in 1998 by Chabaud and Joux [10] and was probablysimilar to the classified attack developed earlier (the attack that yielded
to the upgrade to SHA1). This attack shows that collision in SHA0 canbe found after 261 evaluations of the compression function. According tothe birthday paradox, a brute force attack would require 280 operationson average. In August 2004 Joux et al. first show a full collision on SHA0requiring complexity of 251 computations [26]. Finally, in 2005 Wang, Yinand Yu announce full collision in SHA0 in just 239 hash operations [49]and report that collision in SHA1 can be found with complexity of lessthan 269 computations [47].The following generation of SHA algorithms known as the SHA2 fam-ily was introduced in 2000 and adopted as an ISO standard in 2003[4]. All three hash algorithms (SHA-256, SHA-384 and SHA-512) havemuch larger message digest size (256, 384 and 512 bits respectively). Theyoungest member of this family is SHA-224 and was introduced in 2004as a Change Notice to FIPS 180-2 [7]. There are only a few security eval-uations of the SHA2 algorithms so far. The first security analysis was in2003 by Gilbert and Handschuh [21] and it showed that neither Chabaudand Joux’s attack, nor Dobbertin-style attacks apply to these algorithms.However, they show that slightly simplified versions of the SHA2 familyare surprisingly weak. In the same year Hawkes and Rose announce thatsecond preimage attacks on SHA-256 are much easier than expected [23].Although pointing to the possible weaknesses of SHA2 family these anal-yses do not lead to actual attacks so far. Cryptanalysis for step-reducedSHA2 can be found in [24].In [44] Oorschot and Wiener show that in 1994 a brute-force collisionsearch for 128-bit hash algorithm could be done in less than a month witha $10 million investment. Nowadays, according to the Moore’s law, thesame attack could be performed in less than two hours. As a countermea-sure to this attack the size of the hash result has to be at least 160 bits.RIPEMD-160 is hash algorithm with the message digest of 160 bits andwas designed by Dobbertin, Bosselaers and Preneel in 1996 [18]. Intentionwas to make stronger hash algorithm and replace existing 128-bit algo-rithms such as MD4, MD5 and RIPEMD. To the best of our knowledgethe only study concerning security of RIPEMD-160 so far is publishedby Rijmen et al. [34]. In this analysis the authors extend existing ap-proaches using recent results in cryptanalysis of hash algorithms. Theyshow that methods successfully used to attack SHA1 are not applicableto full RIPEMD-160. Additionally, they use analytical methods to find acollision in 3 rounds variant of RIPEMD-160. To the best of our knowl-edge no attack has been found for the original RIPEMD-160 algorithmas of 2008.
As a conclusion of this section we would like to point out that hashalgorithms such as SHA0, SHA1, MD4 and MD5 are not considered tobe secure anymore. As a replacement to these algorithms we would rec-ommend the use of RIPEMD-160 or SHA2 family.3 Common Techniques Used for Efficient HardwareImplementation of MD4-based Hash AlgorithmsBesides the security properties of the hash algorithms, a commonly re-quired property is the high throughput. This becomes more critical sincethe data amount to process is dramatically increasing every year. There-fore, designing a high throughput architecture for a given hash algorithmis one of the most important issues for the hardware designers.There are several techniques to increase the throughput in the MD4-based hash algorithm implementations. Due to the same design princi-ples in the MD4-based hash algorithms, most of the techniques used inone algorithm can be used for the others. The most commonly used tech-niques are pipelining, loop unrolling and using Carry Save Adders (CSA):Pipelining techniques reduce critical path delays by properly positioningregisters, whose applications can be found in [12, 13, 32]; Unrolling tech-niques improve throughput by performing several iterations in a singlecycle [35, 33, 11, 31]; CSA techniques reduce arithmetic addition delaysof two or more consecutive additions [12, 13, 32, 35, 31]. Many of the pub-lished papers combine multiple techniques to achieve a higher throughput.SHA1 is implemented in [35, 31, 36, 20, 42, 45], SHA2 in [12, 13, 33, 11, 31,42], MD5 in [20, 42, 45, 37, 25] and RIPEMD-160 in [20, 42, 37, 27].Despite numerous proposals for high throughput hash implementa-tions, a delay bound analysis had been neglected and architecture designsare mostly done by intuition until a recent date. For example, in [12], theauthors present a design that achieves the iteration bound, though theydo not claim optimality. In fact, their design is the last revision of severalother suboptimal attempts [13]. The iteration bound analysis, which de-fine the mathematical upper limit of throughput in the micro-architecturelevel, of SHA1 and SHA2 are in introduced in [29, 30] recently.4 Throughput Optimal Architecture of SHA1The iteration bound analysis starts from drawing a DFG (Data FlowGraph) corresponding to a given algorithm. After analyzing the iteration
bound, we apply transformation techniques such as the retiming transfor-mation and the unfolding transformation, which are comparable to thepipelining and the unrolling respectively. The iteration bound analysisand the transformations are publicly known and proven techniques in thesignal processing area [38]. We adopt most of the notation and the defini-tion and formalize a design methodology for MD4-based hash algorithms.A related work can be found in [29, 30].4.1 The SHA1 Hash Algorithm and its DFGSHA1 is the most widely used hash algorithm as of 2008. It produces anoutput of 160 bit length with an arbitrary input size less than 264 bits,and requires 80 iterations to digest one message block of 512 bits. Themathematical expression of SHA1 is described in Fig. 1 where ROTLkrepresents a k-bit circular left shift, and Kt is a constant value dependingon the number of iterations, t. M (i)t is the t-th 32-bit word of the i-thmessage block.Ft(x, y, z) =  (x ∧ y) ∨ ((¬x) ∧ z) 0 ≤ t ≤ 19x⊕ y ⊕ z 20 ≤ t ≤ 39(x ∧ y) ∨ (x ∧ z) ∨ (y ∧ z) 40 ≤ t ≤ 59x⊕ y ⊕ z 60 ≤ t ≤ 79(a) Nonlinear FunctionWt = { M (i)t 0 ≤ t ≤ 15ROTL1(Wt−3 ⊕Wt−8 ⊕Wt−14 ⊕Wt−16) 16 ≤ t ≤ 79(b) Expander ComputationTEMPt = ROTL5(At) + Ft(Bt, Ct, Dt) + Et +Wt +KtEt+1 = DtDt+1 = CtCt+1 = ROTL30(Bt)Bt+1 = AtAt+1 = TEMPt(c) Compressor ComputationFig. 1. SHA1 Hash ComputationIn order to perform the iteration bound analysis and the transfor-mation techniques, we need to convert Fig. 1(c) to a DFG. Driving a
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At Bt Ct Dt EtFig. 2. SHA1 Data Flow GraphDFG can be done straightforwardly as shown in Fig. 2 where S5 andS30 represent ROTL5 and ROTL30 respectively. The dashed lines arefor driving outputs at the t-th iteration and the outputs of the last it-eration are used to produce a hash output for one message block. Thesolid lines indicate the data flow throughout the DFG. Box A, B, C, Dand E represent registers, which give the output at cycle t, and circlesrepresent some functional nodes which perform the given functional op-erations. A D on edges represents an algorithmic delay, i.e. a delay thatcannot be removed from the system. Next to algorithmic delays, nodesalso have functional delays. The functional delays are the propagationdelays to perform the given operations. We express the functional delaysof + and Ft as Prop(+) and Prop(Ft), respectively. The iteration boundanalysis assumes that every functional operation is atomic. This meansthat a functional operation can not be split or merged into some otherfunctional operations. The meaning of the bold lines will be explained inthe next sub-section.4.2 Iteration bound analysisThe iteration bound analysis defines the minimally achievable delay boundof an iterative algorithm and hence it defines the maximally achievableupper bound of throughput. This will not only give designers a goal butalso prevent futile efforts to achieve better than the theoretical optimum.If tl is the loop calculation time and wl is the number of algorith-mic delays in the l-th loop, the l-th loop bound is defined as tl/wl. Theiteration bound is the maximum loop bound.
T∞ = maxl∈L { tlwl} (1)where L is the set of all possible loops.In Fig. 2, the loop with the maximum loop bound is the one withbold lines and shaded nodes. The shifts of a fixed number are negligiblein hardware implementations, and therefore, we ignore the delays of shifts.In Fig. 1(a), it can be seen that the worst case of Prop(Ft) is the ”ThreeInput Bitwise Exclusive OR” operation. This is the same as the criticalpath of CSA (this fact will be used in the following subsection with moreexplanation about CSA), and is definitely less than the critical path delayof a 32-bit addition. So, we can assume that Prop(Ft) ≈ Prop(CSA) <Prop(+).Since in the marked loop the loop calculation time is 2× Prop(+) +Prop(Ft) and the number of algorithmic delays is 2, the iteration boundof the SHA1 hash algorithm can be defined as follows:TSHA1∞ = maxl∈L { tlwl} = 2× Prop(+) + Prop(Ft)2= Prop(+) + Prop(Ft)2 (2)Note that the order of the four adders in SHA1 does not make adifference in the mathematical calculation, which means that there areseveral different ways to represent a SHA1 DFG. For example, (a+ b)+ cand (b+ c) + a will have different DFGs though they are mathematicallyequivalent. When a DFG is drawn, the DFG of the minimum iterationbound must be chosen. The DFG in Fig. 2 is one of the DFGs with theminimum iteration bound.The critical path delay is defined as the maximum calculation delaybetween any two consecutive algorithmic delays, i.e. Ds. In Fig. 2, thecritical path delay is 4×Prop(+), which is larger than the iteration bound.In order to obtain the critical path delay of the iteration bound, we usethe retiming and unfolding transformations.4.3 Iteration bound analysis with Carry Save AddersIn the iteration bound analysis, we assume that each functional node in aDFG can not be merged or split into some other operations. Therefore, inorder to use a CSA (Carry Save Adder), we have to draw another DFG.
A CSA produces two values (carry and sum) from three input operands.Since CSA has small area and propagation delay in throughput optimizedimplementations, it is commonly used when three or more operands aresummed. The SHA1 DFG with CSA is drawn in Fig. 3.
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At Bt Ct Dt EtFig. 3. SHA1 Data Flow Graph with CSASince Prop(Ft) ≈ Prop(CSA) < Prop(+) as shown in the previoussubsection, the loop with the maximum loop bound is the one with boldlines and shaded nodes in Fig. 3 and its iteration bound is given in Eq. (3).TSHA1(CSA)∞ = Prop(+) + Prop(CSA) ≈ Prop(+) + Prop(Ft) (3)Since TSHA1∞ < TSHA1(CSA)∞ , the use of CSA does not help to reducethe iteration bound. The critical path delay of this case is Prop(+)+3×Prop(CSA) which is also larger than TSHA1(CSA)∞ .4.4 Retiming TransformationThe attainable minimum critical path delay with the retiming transfor-mation (not using the unfolding transformation) is given in the followingEq. (4) and Eq. (5).⌈TSHA1∞ ⌉ = ⌈2× Prop(+) + Prop(Ft)2 ⌉ = Prop(+) + Prop(Ft) (4)⌈TSHA1(CSA)∞ ⌉ = Prop(+) + Prop(CSA) ≈ Prop(+) + Prop(Ft) (5)
Assuming that a functional node can not be split into multiple parts,d·e is the maximum part when the iteration bounds is evenly distributedintoN parts, whereN is the number of algorithmic delays in a loop, whichsits in the denominator. The values of N are denoted by the 2 and 1 in⌈TSHA1∞ ⌉ and ⌈TSHA1(CSA)∞ ⌉ respectively. In the case of ⌈TSHA1∞ ⌉ sincethe iteration bound 2× Prop(+) + Prop(Ft) can be partitioned into onedelay Prop(+) and the other delay Prop(+) + Prop(Ft), the attainablecritical path delay by the retiming transformation is Prop(+)+Prop(Ft).
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At Bt+1 Ct+1 Dt+1 Et+1(b) DFG with CSAFig. 4. Retiming Transformation of SHA1The retiming transformation modifies a DFG by moving algorithmicdelays, i.e. Ds, through the functional nodes in the graph. Delays of out-going edges can be replaced with delays from in-coming edges and viceversa. Note that the out-going edges and the in-coming edges must be
dealt as a set independently of the number of out-going or in-comingedges.Fig. 4 shows the retiming transformation for each of two cases. Eventhough applying the CSA technique increases the iteration bound, thecritical path delays of two cases are similar if there is no unfolding trans-formation. The time indices of F , K andW are changed due to the retim-ing transformation. The shaded nodes represent the critical path of eachcase, which are A−−−→B−−−→Ft−1−−−→+ and A−−−→S5−−−→CSA−−−→+.Note that there is no propagation delay on A, B and S5. Though the twocritical paths in Fig. 4 are similar, in practice (b) is preferred since CSAhas smaller area than a throughput optimized adder.Due to the retiming transformation, some of the square nodes are nolonger paired with algorithmic delays. Therefore, care must be used toproperly initialize the registers and extract the final result: this will beexplained in the implementation section (Section 7).4.5 Unfolding Transformation
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The DFG of SHA1 with CSA (Fig. 4 (b)) achieves its iteration boundby applying the retiming transformations, but the DFG without CSA(Fig. 4 (a)) does not. Note that since TSHA1∞ < TSHA1(CSA)∞ , our goal isto achieve TSHA1∞ .In order to achieve the iteration bound of TSHA1∞ , i.e. Fig. 4 (a), we ap-ply the unfolding transformation. The unfolding transformation improvesperformance by calculating several iterations in a single cycle. The mini-mally required unfolding factor is the denominator of the iteration bound.This fact can be inferred by noting that the difference between Eq. (2)and Eq. (4) is caused by the un-canceled denominator of the iterationbound. In SHA1, the required unfolding factor is two.For the unfolding transformation, we expand the equations in Fig. 1(c)to Eq. (6). Now the register values of the time index t+ 2 are expressedusing registers only with the time index t. Note that the functional nodesare doubled due to the unfolding transformation. The resulting DFG isgiven in Fig. 5. In the indexes of F , K and W , t is also replaced by 2t
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due to the unfolding factor of two.TEMPt = S5(At) + Ft(Bt, Ct, Dt) + Et +Wt +KtTEMPt+1 = S5(At+1) + Ft+1(Bt+1, Ct+1, Dt+1) + Et+1 +Wt+1 +Kt+1= S5(TEMPt) + Ft+1(At, S30(Bt), Ct) +Dt +Wt+1 +Kt+1Et+2 = Dt+1 = Ct (6)Dt+2 = Ct+1 = S30(Bt)Ct+2 = S30(Bt+1) = S30(At)Bt+2 = AA+1 = TEMPtAt+2 = TEMPt+1After the unfolding transformation, we can substitute two consecutiveadders with one CSA and one adder. We have shown in the previous sub-section that using CSA does not reduce the iteration bound and thereforedoes not improve the throughput. However, since CSA occupies less areathan a throughput optimized adder, we substitute adders with CSA aslong as it does not increase the iteration bound. Fig. 6 shows the DFGwhich uses CSA. Some consecutive adders are not replaced by CSA sincedoing so would increase the iteration bound.
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Since 3 × Prop(CSA) < Prop(+), the loop with the maximum loopdelay is the loop marked with bold lines in Fig. 6. Finally after performingsome proper retiming transformations, we get the result of Fig. 7. Thecritical path is the path of shaded nodes in Fig. 7 (i.e. S5−−−→ +−−−→A−−−→F2t+1−−−→+). The normalized critical path delay, Tˆ , can be calcu-lated by dividing the critical path delay by the unfolding factor, which isnow equal to the iteration bound as shown in Eq. (7).TˆSHA1 = 2× Prop(+) + Prop(Ft)2 = TSHA1∞ (7)5 Throughput Optimal Architecture of SHA2Ch(x, y, z) = (x ∧ y)⊕ (¬x ∧ z)Maj(x, y, z) = (x ∧ y)⊕ (x ∧ z)⊕ (y ∧ z)Σ{256}0 (x) = ROTR2(x)⊕ROTR13(x)⊕ROTR22(x)Σ{256}1 (x) = ROTR6(x)⊕ROTR11(x)⊕ROTR25(x)σ{256}0 (x) = ROTR7(x)⊕ROTR18(x)⊕ SHR3(x)σ{256}1 (x) = ROTR17(x)⊕ROTR19(x)⊕ SHR10(x)(a) SHA-256 FunctionsWt = { M (i)t 0 ≤ t ≤ 15σ{256}1 (Wt−2) +Wt−7 + σ{256}0 (Wt−15) +Wt−16 16 ≤ t ≤ 63(b) SHA-256 Expander ComputationT1t = Ht +Σ{256}1 (Et) + Ch(Et, Ft, Gt) +K{256}t +WtT2t = Σ{256}0 (At) +Maj(At, Bt, Ct)Ht+1 = GtGt+1 = FtFt+1 = EtEt+1 = Dt + T1tDt+1 = CtCt+1 = BtBt+1 = AtAt+1 = T1t + T2t(c) SHA-256 Compressor ComputationFig. 8. SHA-256 Hash ComputationThe SHA2 family of hash algorithms [7] includes SHA-256, SHA-384and SHA-512. The input message is expanded into 64 (for SHA-256) or
80 (for SHA-384 or SHA-512) words. The expanded message is againcompressed into 256, 384 or 512 bits depending on the algorithm. For onemessage block, the required iterations are 64 (for SHA-256) or 80 (forSHA-384 or SHA-512). Since all the SHA2 family hash algorithms havethe same architecture except for input, output and word sizes, constants,non-linear scrambling functions, i.e. Σ0, Σ1, Maj, Ch, σ0 and σ1, andthe number of the iterations, they can be expressed in the same DFG.Therefore, we only consider the SHA-256 algorithm which is shown inFig. 8.The design methodology used for SHA1 can be similarly applied tothe SHA2 family. However, there are some noticeable differences betweenthe two. The SHA2 family requires only the retiming transformation toachieve their iteration bounds while SHA1 requires both of unfoldingand retiming transformations. In the SHA2 family, we also design theexpander part since its straightforward architecture has a larger criticalpath delay than the compressor’s iteration bound.5.1 DFG of SHA2 CompressorSince within one iteration the order of additions in SHA2 does not affectthe results, there are several possible DFGs. A DFG having the minimumiteration bound must be chosen. In SHA2 compressor, since there areonly 7 adders, finding a DFG having the minimum iteration bound is notdifficult as long as we understand how to calculate the iteration bound.
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The DFG in Fig. 9 is a straightforward DFG. The shaded loop indi-cates the loop with the largest loop bound and gives the following iterationbound. T (9)∞ = maxl∈L { tlwl} = 3× Prop(+) + Prop(Ch) (8)However, by reordering the sequence of additions, the DFG of Fig. 10can be obtained which has the smallest iteration bound. As we assumethat Prop(Σ0) ≈ Prop(Maj) ≈ Prop(Σ1) ≈ Prop(Ch), the two boldedloops have the same maximum loop bound. Since the loop bound of theleft hand side loop cannot be reduced further, no further reduction in theiteration bound is possible. Therefore, the iteration bound of Fig. 10 isas follows. T (10)∞ = maxl∈L { tlwl} = 2× Prop(+) + Prop(Ch) (9)
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CSACSA (c) Retiming Transformed DFG with CSAFig. 13. SHA2 Expander DFG5.2 DFG of SHA2 ExpanderA straightforward DFG of the SHA2 expander is given in Fig. 13(a).Even though the iteration bound of the expander is much less than thecompressor, we do not need to minimize the expander’s critical path delayless than the compressor’s iteration bound (the throughput is boundedby the compressor’s iteration bound). Fig. 13(b) shows a DFG with CSA,and Fig. 13(c) shows a DFG with the retiming transformation where thecritical path delay is Prop(+).6 Throughput Optimal Architecture of RIPEMD-160RIPEMD-160 [17] is a hash algorithm designed by Hans Dobbertin etal. in 1996. It is composed of two parallel iterations, where each iterationcontains 5 rounds, and each round is composed of 16 hash operations. The
equation and DFG of RIPEMD-160 are shown in Eq. (11) and Fig. 14(a)respectively.TEMPt = St {At + Ft(Bt, Ct, Dt) +Xt +Kt}+ EtEt+1 = DtDt+1 = S10(Ct)Ct+1 = BtBt+1 = TEMPtAt+1 = Et (11)TEMP ′t = S′t {A′t + F ′t(B′t, C ′t, D′t) +X ′t +K ′t}+ E′tE′t+1 = D′tD′t+1 = S10(C ′t)C ′t+1 = B′tB′t+1 = TEMP ′tA′t+1 = E′tFrom Eq. (11) we can see that the two parallel iterations of RIPEMD-160 have identical DFGs. Therefore, we need to analyze only one partand then replicate the results for the second iteration. St is a cyclic shiftfunction, Xt is a selection of padded message words and Kt is a constantwhich depend on the time index t.The loop with the maximum loop bound, i.e. B−−−→Ft−−−→ +−−−→St−−−→ +−−−−−→D B, is shown in Fig. 14(a) using shaded nodes, and itsiteration bound is shown in Eq. (12).T∞ = maxl∈L { tlwl} = 2× Prop(+) + Prop(Ft) (12)The retiming transformation of RIPEMD-160 which achieves the it-eration bound is shown in Fig. 14(b). The critical path is marked by boldline (B−−−→Ft−−−→ +−−−→ St−−−→+).7 Implementation of the designed hash algorithmsIn order to verify the design methodology, we synthesized SHA1, SHA2and RIPEMD-160 using 0.13µm CMOS standard cell library. We verifiedthat the actual critical paths occur as predicted by our analyses and thatthe hash outputs are correct.
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Bt Ct Dt Et At+1(b) Retiming TransformationFig. 14. RIPEMD-160 Data Flow Graph and its transformation7.1 Synthesis of the SHA1 AlgorithmFor SHA1 we synthesized two versions: one after only the retiming trans-formation and the other after both the unfolding and retiming transfor-mations. Since the unfolding transformation introduces duplications offunctional nodes, its use often incurs a significant increase in area. Forthe version using only the retiming transformation, we select the DFGin Fig. 4(b) since Fig. 4(b) has less area than Fig. 4(a) with the samecritical path delay. Another benefit of Fig. 4(b) is a smaller number ofoverhead cycles than Fig. 4(a), which will be explained in this section. Forthe version of the unfolding and retiming transformation, we synthesizedthe DFG in Fig. 7.
SHA1 with the Retiming Transformation In the transformed DFGs,some of the register values, i.e. A, B, ..., E, are no longer paired with analgorithmic delayD. This means that the register B is no longer necessaryexcept for providing the initial value. The retiming transformation movesthe delay D associated with register B between two CSAs (we name thisdelay T) in Fig. 4(b). Though the size of T is doubled (to store both thesum and carry values produced by the CSA), our experiments showed asmaller gate area in Fig. 4(b) than Fig. 4(a) due to the small size of CSA.Another difference between the original DFG and the transformedDFG occurs during initialization. In the original DFG (Fig. 2), all theregisters are initialized in the first cycle according to the SHA1 algo-rithm. In contrast, initialization requires two cycles in the retimed DFG(Fig. 4(b)). This is because there should be one more cycle to propagateinitial values of B, C, D and E into T before the DFG flow starts. Inthe first cycle, the values of A, B, C, D and E are initialized accordingto the SHA1 algorithm. At the second cycle, A holds its initial value andC, D, E and T are updated using the previous values of B, C, D andE. From the third cycle, the registers are updated according to the DFG(Fig. 4(b)).Due to the two cycles of initialization, the retimed DFG introducesone overhead cycle. This fact can also be observed noting that there aretwo algorithmic delays from E to A. In order to update A with a validvalue at the beginning of the iteration, two cycles are required for thepropagation. For the case of the retimed SHA1 without CSA (Fig. 4(a)),there are three overhead cycles due to the four algorithmic delays in thepath from E to A. Therefore, the required number of cycles for Fig. 4(b)is the number of iterations plus two cycles for initialization, which resultsin 82 cycles. Since the finalization of SHA1 can be overlapped with theinitialization of the next message block, one cycle is excluded from thetotal number of cycles.When extracting the final results at the end of the iterations, weshould note the indexes of registers. In Fig. 4(b), the index of the outputextraction of the register A, i.e. At, is one less than the others. Therefore,the final result of the register A is available one cycle later than the others.SHA1 with the Unfolding and Retiming Transformation In thecase of Fig. 7, there are 6 algorithmic delays and two of them are notpaired with a square node. We name the register for the algorithmicdelay between two adders T1 and the register for the algorithmic delaybetween an adder and S5 T2. However, since T2 is equivalent to B, we do
not need a separate register for T2. Therefore, the total required registersremain at 5 (retiming does not introduce extra registers in this case).Since there is only one algorithmic delay in all the paths betweenany two consecutive square nodes, there is no overhead cycle resultingin the total number of cycles of 41, i.e. 40 cycles for iterations plus onecycle for initialization. When extracting the final result of A, the valuemust be driven from +(S5(B), T1). This calculation can be combined withthe finalization since the combined computational delay of +(S5(B), T1),whose delay is Prop(+), and the finalization, whose delay is Prop(+), is2× Prop(+) which is less than the critical path delay.Synthesis Results and Comparison The synthesis results are com-pared with some previously reported results in Table 1. The 82 cycleversion is made by the retiming transformation (Fig. 4(b)), and the 41cycle version is made by the retiming and the unfolding transformationstogether (Fig. 7). The throughputs are calculated using the followingEq. (13). Throughput = Frequency# of Cycles × (512 bits) (13)Table 1. Synthesis Results and Comparison of SHA1 Hash AlgorithmTechnology Area Frequency Cycles Throughput(ASIC) (Gates) (MHz) (Mbps)[36] 0.25µ 20,536 143 82 893[20]* 0.18µ 70,170 116 80 824.9[42] 0.13µ 9,859 333.3 85 2,006[28] 0.18µ 54,133 72.7 12 3,103[2] 0.18µ 23,000 290 82 1,810Our Proposal 0.13µ 13,236 943.4 82 5,89016,259 558.7 41 6,976*This is a unified solution for MD5, SHA1 and RIPEMD-160.In Table 1, the work of [20] is a unified solution for MD5, SHA1 andRIPEMD-160 so its gate count is quite large. The architecture of [28] hasa small cycle number and a large gate area due to the unfolding trans-formation with a large unfolding factor of 8. Even with the use of a largeunfolding factor, its critical path delay could not achieve the iterationbound. Comparing our architectures with [42], which is also using 0.13µm CMOS, ours achieve much higher throughputs.
7.2 Synthesis of the SHA2 AlgorithmIn the DFG of Fig. 12, there is no algorithmic delay between registers Fand H. Therefore, the values of H will be the same as F except for thefirst two cycles: in the first cycle, the value of H should be the initializedvalue of H according to the SHA2 algorithm; in the second cycle the valueof H should be the initialized value of G. Therefore, the value of F willbe directly used as an input of the following CSA.Due to the four algorithmic delays from the register H to the registerA, there is the overhead of three cycles. Therefore the total number ofcycles required for one message block is the number of iterations plus onecycle for initialization and finalization plus three overhead cycles due tothe retiming transformation, which results in 68 cycles for SHA256 and84 cycles for SHA384 and SHA512.A comparison with other works is shown in Table 2. The throughputsare calculated using the following equation.Throughput256 = Frequency# of Cycles × (512 bits) (14)Throughput384,512 = Frequency# of Cycles × (1024 bits)Table 2. Synthesis Results and Comparison of SHA2 Family Hash AlgorithmsAlgorithm Technology Area Frequency Cycles Throughput(ASIC) (Gates) (MHz) (Mbps)[2] SHA256 0.18µm 22,000 200 65 1,575[42] SHA256 0.13µm 15,329 333.3 72 2,370SHA384/512 27,297 250.0 88 2,909[12] SHA256 0.13µm N/A >1,000 69 >7,420Our SHA256 0.13µm 22,025 793.6 68 5,975Proposal SHA384/512 43,330 746.2 84 9,096Since our HDL programming is done at register transfer level and wehave mostly focused on optimizing micro-architecture rather than focus-ing lower-level optimization, some other reported results, e.g. [12], achievebetter performance with the same iteration bound delay. However the iter-ation bound analysis still determines the optimum high level architectureof an algorithm.
7.3 Synthesis of the RIPEMD-160 AlgorithmUsing the same design principles, we synthesized RIPEMD-160 algorithmaccording to Fig. 14(b). Optimizing DFG in this case is rather simpleand requires only one retiming transformation. Similarly to the previousimplementations the register value A, after retiming transformation, is nolonger paired with algorithmic delay D. Therefore, the value of A will beequal to the value of E except for the first cycle. In the first cycle registerA is initialized according to the RIPEMD-160 algorithm. For detaileddescription of initialization step one should refer to [17].Assuming that the input message is already padded, our implemen-tation of RIPEMD-160 requires 82 clock cycles for calculating the hashresult of 512 bit large padded input. One cycle is necessary for initializa-tion, one for finalizing the hash output and 80 cycles for performing eachof 5 rounds 16 times. Note here that using additional registers for mes-sage expansion is omitted as the padded message can simply be stored in2 16 × 32 RAM blocks and appropriate message blocks can be read byproviding the correct address values. Storing the message into the RAMcells requires 16 additional cycles and both initialization cycle and hashevaluation step can be performed concurrently with the message storingschedule which makes the total number of cycles equal to 96.Our result and comparison with previous work is given in Table 3. Forsynthesis we again use Synopsis Design Vision with 0.13µm standard celllibrary. The throughput is calculated according to Eq. (13).Table 3. Synthesis Results and Comparison of RIPEMD-160 Hash AlgorithmTechnology Area Frequency Cycles Throughput(ASIC) (Gates) (MHz) (Mbps)[19]* 0.6µ 10,900 + RAM 59 337 89[20]** 0.18µ 70,170 116 80 824.9[42] 0.13µ 24,775 270.3 96 1,442Our Proposal 0.13µ 18,819 + 2RAM 431 96 2,299* This is a unified solution for MD5, SHA1 and RIPEMD-160.**This is a unified solution for MD5, SHA1, SHA-256 and RIPEMD-160.Observing the results from Table 3 we can conclude that, concerningthe speed, our proposal outperforms the previous fastest implementa-tion [42] for almost 60 %. As the size of 2 16 × 32 RAM blocks is notlarger than 10k gates the area of our implementation is comparable tothe size of architecture proposed in [42].
8 Hardware Designers’ Feedback to Hash DesignersWe have shown how a hardware designer can design an architecture of agiven MD4-based hash algorithm. As shown in this chapter, the optimalarchitecture for high throughput is limited by the iteration bound. Animprovement of the iteration bound is only possible at the stage of thehash algorithm design. Before concluding this chapter, we would givesome feedback to hash algorithm designers for the potential of a betterhardware architecture.Note that the suggestion given in this section is made without consid-ering much of the cryptographic analysis of a hash algorithm. Therefore,it may not be possible to follow the suggestion without sacrificing thesecurity level. We just hope that when a hash designer has some choices,it would be a guideline to choose the one which can result in a betterhardware architecture.8.1 High Throughput ArchitectureMinimize the iteration bound by properly placing the algorith-mic delays. Achieving a better throughput is directly related with thischapter. If we compare RIPEMD-160 (Fig. 14(a)) with SHA1 (Fig. 2), itis obvious how the maximum throughput can be different depending onthe hash algorithm. The iteration bound of RIPEMD-160 is exactly twiceof SHA1, i.e. RIPEMD-160 would achieve one half throughput of SHA1,though two algorithms look similar regarding their DFGs. This differenceis caused by the loops having the iteration bounds. While the markedloop (which determines the iteration bound) of SHA1 has two algorith-mic delays, the marked loop of RIPEMD-160 has only one algorithmicdelay. Even though the calculation delays of the two loops are the same,one more algorithmic delay of SHA1 resulted in a double throughput ofRIPEMD-160. If we modify RIPEMD-160 to have one more algorithmicdelay just like SHA1, the throughput of RIPEMD-160 can be doubled.Therefore, the hash designers should consider the placement of the algo-rithmic delays if the high throughput is one of the design criteria.8.2 Compact ArchitectureHave the iteration bound without a denominator. In SHA1, inorder to achieve the maximum throughput, the unfolding transformationwas needed. This is caused by the un-canceled denominator of the itera-tion bound as shown in Eq. (2). The denominator 2 caused the unfolding
transformation with unfolding factor of 2. Note that the unfolding trans-formation introduces extra circuit area since it duplicates the functionalnodes. Therefore, if it is possible to design a hash algorithm without adenominator in the iteration bound, it would not be needed to have theunfolding transformation to achieve the maximum throughput.Reduce the number of registers. The circuit areas of hash algorithmsgiven in this chapter are dominated by the registers. For example, inour SHA1 implementations (Table 1), the portion of the registers (in82 cycle version) is about 77% . This situation is similar to the otherMD4-based hash algorithms. In this implementation, we use 27 registersof 32-bit words. 11 registers are used in the compressor where 6 are forthe variables (i.e. to implement the algorithmic delays in Fig. 4(b)), and5 are for keeping the intermediate results after processing one messageblock, which is used for the next message block. The other 16 registersare used in the expander. Since the number of registers in the compressoris directly related to the size and the information entropy of the hashoutput, the reduced number of registers will directly weaken the securitylevel of a hash algorithm. Therefore, the possible way to minimize theregisters is in the expander. In the SHA2 expander, for example, shownin Fig. 13, Wt is used to generate Wt+16, which has the feedback depth of16. Therefore, it requires to store one whole message block, i.e. 16 words,in the registers. Since there is no much message scrambling activity in theexpander compared to the compressor, it may be possible to reduce thefeedback depth. For example, if the feedback depth is reduced to 8 from16, 8 registers can be saved.Some other comments. Besides those mentioned above, reducing thenumber of iterations and minimizing the complexity of operations (i.e.functional nodes in a DFG) would result in a better hardware architectureand/or throughput. However, doing this must be considered with thepossibility of reducing the security level of a hash algorithm. Additionally,we can note that while an addition is a more expensive operation inhardware implementation (since it requires more delay and circuit area)than a non-linear function, a non-linear function is a more expensiveoperation in software (since it requires more cycles) than an addition.It must be also noted that a smaller iteration bound does not guar-antee a higher throughput architecture, but it just gives a larger upperbound for throughput. If a hash designer wants to have an algorithm toachieve its iteration bound, he/she needs to consider the techniques pre-
sented in this chapter, such as the iteration bound analysis, the unfoldingtransformation and the retiming transformation.9 Conclusions and Future WorkIn this chapter, we gave a brief overview of MD4-based cryptographic hashalgorithms, summarized their security analysis, and introduced a designmethodology for the throughput optimal architectures. Among this classof hash algorithms, we chose SHA1, SHA2 and RIPEMD-160 to designand implement for their throughput optimum. Although SHA1 is not con-sidered to be secure anymore, it is still most widely used hash algorithm.For SHA2 and RIPEMD-160 there has been no critical attacks discoveredso far, which makes them good candidates for the future cryptographicapplications.Though our implementations shown in this chapter are limited to afew hash algorithms, the design methodology can be applied to any otheror new MD4-based hash algorithm. Hash designers may not be familiarwith the hardware implementation of an algorithm, so a designed hashalgorithm can result in a poor performance. Accordingly, we give somefeedback to hash designers.Concerning the future research, a further optimization in a circuit levelcould be explored. Note that the presented architectures are claimed toachieve the theoretical optimums in the micro architecture level. A lowerlevel optimization, such as designing faster adders or non-linear functionsused in hash algorithm, is not considered. Furthermore, it is assumed thatthe functional nodes of a DFG are atomic in the iteration bound analysis.In other words, a given functional node can not be split or merged intosome other functional nodes. Therefore, it may be possible to design afaster functional node by merging multiple functional nodes in a givenDFG resulting in a smaller iteration bound.References1. Digital Signature Standard. In National Institute of Standards and Technology.Federal Information Processing Standards Publication 186-2.2. Helion SHA-1 hashing cores. Helion Technology.3. RIPE, Integrity Primitives for Secure Information Systems, Final Report of RACEIntegrity Primitives Evaluation (RIPE-RACE 1040). LNCS 1007, A. Bosselaersand B. Preneel, Eds., Springer-Verlag, 1995.4. ISO/IEC 10118-3, Information technology - security techniques - hash functions -Part 3: Dedicated hash functions. 2003.
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